
LogiCORE IP Block Memory Generator v6.1
8 www.xilinx.com DS512 March 1, 2011
Product Specification
Figure 4 shows an example application for AXI4-Lite Memory Slave Interface Type with an AXI4-Lite
Interconnect to manage Control/Status Accesses. The minimum memory requirement for this
configuration is set to 4K bytes. Data widths of 32 and 64 bits are supported by this configuration.
AXI4 Block Memories - Peripheral Slave Mode
AXI4 Block Memories in Peripheral Slave mode are optimized for a system or applications requiring
data transfers that are grouped together in packets. The AXI4 Peripheral Slave supports aligned
/unaligned addressing for incremental bursts.
Figure 5 shows an example application for the AXI4 Peripheral Slave Interface Type in a Point-to-point
buffered link list application. There is no minimum memory requirement set for this configuration.
Data widths supported by this configuration include 8, 16, 32, 64, 128 and 256 bits.
AXI4-Lite Block Memories - Peripheral Slave Mode
AXI4-Lite Block Memories in Peripheral Slave mode are optimized for the AXI4-Lite interface. They
can be used in implementations requiring single burst transactions.
Figure 8 shows an example application for the AXI4-Lite Memory Slave Interface Type in a Point-to-
point application. There is no minimum memory requirement set for this configuration. Data widths
supported by this configuration include 8, 16, 32 and 64 bits.
X-Ref Target - Figure 5
Figure 5: AXI4 Peripheral Slave Application Diagram
X-Ref Target - Figure 6X-Ref Target - Figure 74.2.4AXI4-Lite Block Memories - Peripheral Slave ModeX-Ref Target - Figure 8
Figure 8: AXI4-Lite Peripheral Slave Application Diagram
$;,0DVWHU
:ULWH&KDQQHOV
$;,0DVWHU
5HDG&KDQQHOV
$;,%0*
3(5,3+(5$/6/$9(
02'(
%XIIHU$GGU&RQWURO1H[W3WU
%XIIHU
%XIIHU
%XIIHU$GGU&RQWURO1H[W3WU
$;,/LWH0DVWHU
:ULWH&KDQQHOV
5HDG&KDQQHOV
$;,/,7(
%0*
3(5,3+(5$/6/$9(
02'(
'DWD&RQWURO
$;,/LWH0DVWHU
Comentários a estes Manuais