RAM 8.0 BUX II Series Guia do Utilizador Página 77

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 86
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 76
7 Series FPGAs Memory Resources www.xilinx.com 77
UG473 (v1.11) November 12, 2014
ECC Modes of Operation
by you. The FIFO WRADDR and RDADDR addresses are generated internally from the
write counter and read counter.
X-Ref Target - Figure 3-4
Figure 3-4: ECC Write Operation
X-Ref Target - Figure 3-5
Figure 3-5: ECC Read Operation
WREN
WRCLK
WRADDR[8:0]
DI[63:0]
DIP[7:0]
(Decode Only Mode)
ECCPARITY[7:0]
a
T1W T2W T3W T4W
b cd
A
B
C
D
PC PDPB
PA
PC PDPB
PA
UG473_c3_04_071610
T
RCCK_EN
T
RCCK_ADDR
T
RDCK_DI_ECC
T
RCKO_PARITY_ECC
RDEN
RDADDR[8:0]
RDCLK
DO[63:0]
(Latch Mode)
DOP[7:0]
(Latch Mode)
SBITERR
(Register Mode)
DBITERR
(Register Mode)
abc
d
A
BC
ECCRDADDR
(Latch Mode)
a
b c
ECCRDADDR
(Register Mode)
a
b c
PBPA P C
DO[63:0]
(Register Mode)
DOP[7:0]
(Register Mode)
A
BC
PBPA P C
TRCCK_EN
TRCCK_ADDR
TRCKO_DO (Register Mode)
TRCKO_DO (Latch Mode)
TRCKO_ECC_SBITERR (Latch Mode)
TRCKO_ECC_DBITERR (Latch Mode)
Single Bit Error
Double Bit Error
UG473_c3_05_070110
T1R T2R T3R T4R
TRCKO_RDADDR_ECC
TRCKO_ECC_SBITERR (Register Mode)
TRCKO_ECC_DBITERR (Register Mode)
TRCKO_RDADDR_ECC_REG
SBITERR
(Latch Mode)
DBITERR
(Latch Mode)
Single Bit Error
Double Bit Error
Vista de página 76
1 2 ... 72 73 74 75 76 77 78 79 80 81 82 ... 85 86

Comentários a estes Manuais

Sem comentários